Stack Exchange

Hadi Brais

Just doing my part.

top accounts reputation activity subscriptions
Top Questions
Top Answers
158
What is progress and bounded waiting in critical section?
stackoverflow.com

65
What's the difference between .NET CoreCLR, CoreRT, Roslyn and LLILC
stackoverflow.com

36
Uses of the monitor/mwait instructions
stackoverflow.com

35
Why is the page size of Linux (x86) 4 KB, how is that calculated?
stackoverflow.com

31
What does a 'Split' cache means. And how is it useful(if it is)?
stackoverflow.com

27
Where is the Write-Combining Buffer located? x86
stackoverflow.com

26
How does Linux perf calculate the cache-references and cache-misses events
stackoverflow.com

26
How many bits there are in a TLB ASID tag for Intel processors? And how to handle 'ASID overflow'?
stackoverflow.com

25
Out-of-order execution vs. speculative execution
stackoverflow.com

23
Is a memory barrier an instruction that the CPU executes, or is it just a marker?
stackoverflow.com

22
Choice between aligned vs. unaligned x86 SIMD instructions
stackoverflow.com

22
Is it safe to link C++17, C++14, and C++11 objects
stackoverflow.com

18
Cache misses on macOS
stackoverflow.com

18
Why flush the pipeline for Memory Order Violation caused by other logical processors?
stackoverflow.com

15
Optimization of raw new[]/delete[] vs std::vector
stackoverflow.com

14
Why not just predict both branches?
stackoverflow.com

13
In which condition DCU prefetcher start prefetching?
stackoverflow.com

13
Where is the lock for a std::atomic?
stackoverflow.com

13
how to interpret perf iTLB-loads,iTLB-load-misses
stackoverflow.com

12
clflush to invalidate cache line via C function
stackoverflow.com

11
Are multiple interrupts generated when I hold down a key on my keyboard?
cs.stackexchange.com

11
Do prefetch instructions need to return their result before they retire?
stackoverflow.com

11
Changing "Color theme" within a Visual Studio Extension
stackoverflow.com

11
Understanding TLB from CPUID results on Intel
stackoverflow.com

11
Does a hyper-threaded core share MMU and TLB?
stackoverflow.com

10
perf power consumption measure: How does it work?
stackoverflow.com

10
Is stack memory contiguous physically in Linux?
stackoverflow.com

10
Who performs the TLB shootdown?
stackoverflow.com

10
What is the benefit of the MOESI cache coherency protocol over MESI?
stackoverflow.com

9
why perf has such high context-switches?
stackoverflow.com

1 2 3 4