Sa Jose, CA

Professional experience with ASIC design in VHDL and Verilog, programming in Tensilica assembler, C, C++, Perl, and some Ruby, Haskell, Common Lisp, and Clojure for my own interest as a hobby. Primary application area has been in the area of networking, including performance simulation of systems under design.