jbdavid

San Jose, CA

ieee-jbdavid.blogspot.com

Age: 55

Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab
Top Questions
No questions with score of 5 or more
Top Answers
No answers with score of 5 or more