Stacey Anne

Age: 26

I design FPGA firmware in VHDL/Verilog.