Stacey

South Africa

Age: 27

I'm an Engineer who designs FPGA firmware in VHDL/Verilog for a living and dabbles in compsci & music on the side.

Top Answers
1 2