Stacey

South Africa

Age: 27

I design FPGA firmware in VHDL/Verilog and dabble in compsci, DSP & music.

Top Answers