San Jose, CA
stackoverflow.com/users/1236185/tim
Age: 27
Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.
Other hobbies include:
Personal released projects:
-----------